


TUCANA Block Diagram

PROJECT CODE : 91.4KK01.001
PCB P/N : 48.4KK01.0SB
REVISION : S0201-SB



SYSTEM DC/DC RT8223 47	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5
RT8209 49	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(20A)
RT8209 48	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3(9.4A)
RT9026 51	
INPUTS	OUTPUTS
5V_S5	DDR_VREF_S3 1.2A
CHARGER BQ24751 52	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC ADP3211 46	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 27A
GFX Core ADP3211 50	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE 11A

SMbus ADDRESS

DIMM 1	1010 000x b
DIMM 2	1010 001x b
CLK GEN	1110 001x b
Thermal Sensor	0101 110x b
CHARGER	0001 001x b
BATTERY	0001 110x b

DVT 1ST

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**


Size A3	Document Number	Rev SB
---------	-----------------	--------

Date: Wednesday, July 07, 2010 Sheet 1 of 56

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.


Resistor



Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ESI) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (xPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0












Capacitor





DVT 1ST


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number	TUCANA	Rev SB
Date: Wednesday, July 07, 2010		Sheet 2 of	56








If supports integrated graphics but without Embedded DisplayPort(eDP), these pins can also be connected to GND directly.





VCC_GFXCORE



Do not dummy these CAPS

CPU1G

AN32 VAXG
AN30 VAXG
AN28 VAXG
AN26 VAXG
AN24 VAXG
AN21 VAXG
AN19 VAXG
AL32 VAXG
AL30 VAXG
AL28 VAXG
AL26 VAXG
AL24 VAXG
AL23 VAXG
AL21 VAXG
AL19 VAXG
AK14 VAXG
AK12 VAXG
AJ10 VAXG
AH14 VAXG
AH12 VAXG
AF28 VAXG
AF26 VAXG
AF24 VAXG
AF23 VAXG
AF21 VAXG
AF19 VAXG
AF17 VAXG
AF15 VAXG
AF14 VAXG
AD28 VAXG
AD26 VAXG
AD24 VAXG
AD23 VAXG
AD21 VAXG
AD19 VAXG
AD17 VAXG

GRAPHICS

POWER
FPG & DMI

W21 VTT1
W19 VTT1
U21 VTT1
U19 VTT1
U17 VTT1
U15 VTT1
U14 VTT1
U12 VTT1
R21 VTT1
R19 VTT1
R17 VTT1
R15 VTT1

AUBURNDAL-1-GP-U3-NF

7 OF 10

SENSE LINES
GRAPHICS VIDS
DDR3 - 1.5V RAILS

VAXG_SENSE
VSSAXG_SENSE

GFX_VID0 AF71
GFX_VID1 AG67
GFX_VID2 AG70
GFX_VID3 AH71
GFX_VID4 AN71
GFX_VID5 AM67
GFX_VID6 AM70

GFX_VR_EN AH69
GFX_DPRSLPVR AL71
GFX_IMON AL69

VDDQ BU40
VDDQ BU35
VDDQ BU28
VDDQ BN38
VDDQ BM25
VDDQ BL30
VDDQ BJ38
VDDQ BH32
VDDQ BH28
VDDQ BG43
VDDQ BF16
VDDQ BF15
VDDQ BD35
VDDQ BD33
VDDQ BD32
VDDQ BD30
VDDQ BD28
VDDQ BD26
VDDQ BD24
VDDQ BD23
VDDQ BD21
VDDQ BD19
VDDQ BD17
VDDQ BD15
VDDQ BB35
VDDQ BB33
VDDQ BB32
VDDQ BB30
VDDQ BB28
VDDQ BB26
VDDQ BB24
VDDQ BB23
VDDQ BB21
VDDQ BB19
VDDQ BB17
VDDQ BB15




VTT0_DDR AW32
VTT0_DDR AW30
VTT0_DDR AW28
VTT0_DDR AW26
VTT0_DDR AW24
VTT0_DDR AW23
VTT0_DDR AW21
VTT0_DDR AW19
VTT0_DDR AW17
VTT0_DDR AW15

VTT1 AD15
VTT1 AD14
VTT1 AD12
VTT1 AB12
VTT1 AA12
VTT1 W17
VTT1 W15
VTT1 W14
VTT1 W12


GP



VCC_AXG_SENSE 50
VSS_AXG_SENSE 50
GFX_VID[6..0] 50

GFX_VR_EN 50
GFX_DPRSLPVR 1
GFX_IMON 50



DVT 1ST






PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

DVT 1ST



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU SFF 7 of 8(REERVED)

Size A4

Document Number

TUCANA

Rev

SB

Date


Wednesday, July 07, 2010

Sheet

10


of



56




DVT 1ST

 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU SFF 8 of 8(VSS)		
Size A3	Document Number TUCANA	Rev SB
Date: Wednesday, July 07, 2010		Sheet 11 of 56





Panel backlight enable control for LVDS -
used to gate power into the backlight circuit



DVT 1ST

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH 4 of 9(LVDS/CRT/DP)

Size Document Number TUCANA Rev SB

Date: Wednesday, July 07, 2010 Sheet 15 of 56






BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI

These pins are left as NC,
because the function is disable.




These pins are left as NC,
because the function is disable.

DVT 20100621
Add PCI_REQ2# Pull-High to 3D3V_S5
by hang-up issue



USB Table

Pair	Device
0	External #0
1	External #1
2	CardReader
3	NC
4	External #2
5	NC
6	NC
7	NC
8	WLAN/WiMAX
9	CAMERA(HS)
10	NC
11	NC
12	BLUETOOTH(FS)
13	NC










DVT 1ST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH 5 of 9(PCI/USB)		
Size A3	Document Number TUCANA	Rev SB
Date: Wednesday, July 07, 2010	Sheet 16	of 56


GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number TUCANA	Rev SB
------------	----------------------------------	------------------



Date: Wednesday, July 07, 2010 Sheet 17 of 56



DVT 1ST

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.


Title			
PCH 8 of 9(PWRISATA/USB)			
Size	Document Number	Rev	
Custom	TUCANA	SB	
Date:	Wednesday, July 07, 2010	Sheet	19 of 56




DVT 1ST

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH 9 of 9(VSS)			
Size	Document Number	Rev	
A3	TUCANA	SB	
Date:	Wednesday, July 07, 2010	Sheet	20 of 56


DDR3 SOCKET_1




Layout Note : Near Pin 126



Layout Note : Near Pin 1




LCD/CCD CONN



Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 40 ohm@100MHz




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR



DVT 1ST


緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT CONN			
Size	Document Number	Rev SB	
Date: Wednesday, July 07, 2010		Sheet 24	of 56





Delay HDD power off timing for 400ms after SATA controller shut down. Control the C307 and R148 to finally tune delay timing between 500ms and 400ms.

SSD SATA Connector




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDD Connector			Rev SB
Size	Document Number TUCANA		
Date: Wednesday, July 07, 2010	Sheet 26	of	56

Bluetooth



DVT 1ST

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size

Document Number







TUCANA

Rev




SB

Date: Wednesday, July 07, 2010



Sheet 27 of 56









DVT 20100604
Change USB1,USB2,USB3 to 22.10321.Q71
follow ME connector list.





U17,U18,U20 Current Limit 1.5A









for AR8131 chip



For AR8131: RN41,R168,R169,U24,C347 are need to stuff.
For AR8131M: RN41,R168,R169,U24,C347 are DY



Close to U3




DVT 1ST



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Transformer

GIGA Lan Transformer











LAN Connector




DVT 1ST

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
LAN CONN		Size	
Document Number		Rev	
TUCANA		SB	
Date: Wednesday, July 07, 2010		Sheet 30 of 56	




Close Pin.27




Close Pin.3 and Pin.46

Close Pin.1








DVT 1ST



DE-POP Circuit



LINE OUT



Internal Speaker CONN



DVT 1ST

1


[illegible]

--




Date: Wednesday, July 07, 2010	Sheet 35 of 56
--------------------------------	----------------

DC IN Connector




DVT 20100610
Change DCIN1 to 20.F0693.006
(follow connector list)

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR

CLOSE TO BATTERY CONNECTOR



DVT 1ST

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD / BATT CONN

Size

Document Number


TUCANA

Rev


SB

Date: Wednesday, July 07, 2010



Sheet 36 of 56



DVT 20100705
Delete Q29,Q30 main source 84.T3904.C11, follow CARAVEL-CP design





T8=90C
THERM_SET = [(Tset-72) x 0.02+0.34] x VCC



PWM FAN


PIN1 PWM
PIN2 GND
PIN3 FG
PIN4 VCC





DVT 1ST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal/Fan Controllor			
Size	Document Number		Rev
	TUCANA		SE
Date:	Wednesday, July 07, 2010	Sheet 37 of	56





DVT 1ST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TouchPad

Size
A4

Document Number


TUCANA

Rev
SB


Date: Wednesday, July 07, 2010

Sheet 40 of 56

POWER BUTTON BD CONN



FUNCTION BD CONN



DVT 1ST

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
FUNCTION BD & POWER BD

Size	Document Number	Rev
	TUCANA	SB

Date: Wednesday, July 07, 2010 Sheet 41 of 56



WLAN SWITCH



DVT 1ST


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Switch			
Size	Document Number		Rev
	TUCANA		SB
Date:	Wednesday, July 07, 2010		Sheet 42 of 56

LED



active	High	Low
WWAN(W_DISABLE#)	ON	OFF
WLAN(WLAN_LED#)	OFF	ON
Bluetooth(BT_LED)	ON	OFF

Cover Up Switch



Common wireless SW(mechanical)	ON							
WLAN SW(software)	ON	OFF	ON	OFF	ON	OFF	ON	OFF
WWAN SW(software)	ON	ON	OFF	OFF	ON	ON	OFF	OFF
Bluetooth SW(software)	ON	ON	ON	ON	OFF	OFF	OFF	OFF
LED	TURN ON							OFF

DVT 1ST

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Lid Switch & LED

Size

Document Number







TUCANA

Rev


SB

Date: Wednesday, July 07, 2010


Sheet 43 of 56




CPU_CORE
ADP3211




RT8209 1D05V_S0




RT8209 1D5V_S3




GFX_CORE/ VGA_CORE
ADP3211




RT9026 0D75V_S0




RT8015 1D8V_S0




5V/3D3V
RT8223




Charger BQ24751





Adapter





DVT 1ST






The schematic diagram illustrates the connection of the DCBATOUT pin to a battery pack (TC28). The battery pack is represented by a series of four cells, each labeled 'GAP-CLOSE-PWR'. The positive terminal of the battery pack is connected to the DCBATOUT pin. The negative terminal is connected to the DCBATOUT_8209_105 pin. The diagram also shows the internal circuitry of the battery pack, including the G47, G49, G51, and G53 components.


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT8209 1D5V			
Size	Document Number	Rev	
TUCANA		SB	
Date:	Wednesday, July 07, 2010	Sheet	48 of 56





DVT 20100701
Change OPEN-GAP to
CLOSE-GAP




The processor needs to be warned about the VTT rails shutdown at least 100 ns before the VTT rail falls to -5% of nominal value.




DVT 20100701
Change OPEN-GAP to
CLOSE-GAP



RT9026 for 0D75V_S3




RT8015 for 1D8V_S0






DVT 1ST


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev	
RT8015 1D8V/RT9026 0D75		SB	
Size	Document Number		
Date: Wednesday, July 07, 2010		Sheet	56





DVT 1ST



DVT 1ST

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
UVP Protect			
Title Size A3	Document Number TUCANA	Rev SB	
Date: Wednesday, July 07, 2010		Sheet 54 of 56	

EVT

2010/5/17	P.52[BQ24751_Charger]	Del D31 2nd 3rd source	2010/7/2	P.38[KBC_NPCE781L / KB]	Rename H_PROCHOT# to EC_PROCHOT
2010/5/17	P.25[HDMI CONN_PS8101]	Change 2nd source to 69.4R500.151		P.5[CPU SFF(2 of 8)-CLK/Thermal]	Add R128 for EC_PROCHOT pull-low to Gnd
2010/5/24	P.26[HDD Connector]	Change R148 to 3.3K ohm ,add C437 for PM_SLP_S3# Delay		P.5[CPU SFF(2 of 8)-CLK/Thermal]	Add Q61 for EC_PROCHOT to PROCHOT#
2010/5/27	P.38[KBC_NPCE781L / KB]	Add LCD_DETECT pull-high to 3D3V_S5		P.33[Audio Jack]	Add EC176 for HP_JD# to GND , Set Dummy for ESD.
2010/5/31	P.52[BQ24751_Charger]	Mount C546,R451,R449,Q51 for battery can't Changer		P.55[EMI/Spring/Boss]	Add EC177 for MIC1_JD# to GND , Set Dummy for ESD.
2010/6/1	P.24[CRT CONNJ]	Change F6 to 69.44002.001, for Cadiz use			Change SPR1 to 34.42T14.002
2010/6/4	P.33[Audio Jack]	Change MICIN1 to 20.10133.L11 , follow connector list	2010/7/5	P.14[PCH (3 of 9)-DMI/FDI]	Change D3 to schottky diode.
	P.28[USB]	Change USB1,USB2,USB3 connector to 22.10321.Q71 [follow ME connector list]		P.37[Thermal / Fan Controllor]	Delete Q29,Q30 main source 84.T3904.C11, follow CARAVEL-CP design
2010/6/10	P.36[AD / BATT CONNJ]	Change DCIN1 to 20.F0693.006 (follow connector list)	2010/7/6	P.53[UL CIRCUIT]	Rename R642 Pin1 contact to RTC_BAT_1 (Old use RTC_BAT),follow CARAVEL-CP
	P.41[FUNCTION BD & POWER BD]	Change PWCN1 to 20.F0693.006 (follow connector list)			
2010/6/11	P.41[FUNCTION BD & POWER BD]	Del FUNCN2 connector by ME request			
	P.38[KBC_NPCE781L / KB]	Change R240 to 20K ohm SB version.			
	P.25[HDMI CONN_PS8101]	Change R614--R617 to 200R2J , Set mount. [for EMI request]			
	P.25[HDMI CONN_PS8101]	Change C283,C364 to 1uF [for EMI request]			
	P.25[HDMI CONN_PS8101]	Change C282,C285 to 1KpF [for EMI request]			
2010/6/21	P.16[PCH (5 of 9)-PCI/USB]	Add PCL_REQ2# Pull-High to 3D3V_S0 by hang-up issue			
	P.31[Audio Codec ALC269]	Change EC23,EC24 to mount [for EMI request]			
	P.55[EMI/Spring/Boss]	Change DCBATOUT capacity to mount (EC71--83,EC89,EC90,EC124,EC164--169) [for EMI request]			
		Change 5V_S0 capacity to mount (EC173--EC175) [for EMI request]			
		Change 3D3V_S0 capacity to mount (EC91--94,EC104) [for EMI request]			
		Change 3D3V_S3 capacity to mount (EC84--87) [for EMI request]			
		Change VCC_GFXCORE capacity to mount (EC142--146) [for EMI request]			
		Change VCC_CORE capacity to mount (EC136--139) [for EMI request]			
	P.36[AD / BATT CONNJ]	Change BT+ capacity to mount (EC32--35) [for EMI request]			
	P.23[LCD CONNJ]	Change C258 to 470pF (BRIGHTNESS_CN) [for EMI request]			
	P.34[CardReader RTS5186]	Add C272 between BLON_OUT_R and Gnd [for EMI request]			
		Change C576--580,C589 to 5pF [CardReader VEVs test]			
	P.24[CRT CONNJ]	Add 0.1uF between MS_INS# and GND [CardReader VEVs test]			
		Change R114,R115,R119,R120 to 2.7K ohm [CRT VEVs report]			
2010/6/22	P.53[UL CIRCUIT]	UL Circuit modify. [Prevent the RTC_BAT keep protecting.]			
2010/6/23	P.40[TouchPad]	Change THPAD1 to 20.K0487.006 [Follow ME connector list]			
	P.55[EMI/Spring/Boss]	Change SPR3 to DY [for EMI request]			
	P.53[UL CIRCUIT]	Add D42(83.00400.D1F), D41(83.00400.D1F) components. [Reduce the RTC_BAT discharge]			
		connect R467 pin1 to D41 and D42 pin k. [Reduce the RTC_BAT discharge]			
		connect D42 pin A to AD+_in. [Reduce the RTC_BAT discharge]			
	P.46[ADP3211_CPU CORE]	connect D41 pin A to ACP_UVP [Reduce the RTC_BAT discharge]			
		Change U45 to 84.08030.037 [Improve High side Vgs induce voltage]			
		Change U47 to 84.08028.037 [Improve High side Vgs induce voltage]			
		Change U48 to 84.08028.037 [Improve High side Vgs induce voltage]			
		add these statements. [follow Power Team design]			
	P.47[RT8223_5V/3D3V]	Change R316 to 7.87K ohm (old use 7.32K ohm) [Tune CPU Imon value]			
		Change C465 to 680pF (old use 560pF) [Tune CPU load line value]			
	P.48[RT8209_1D5V]	Change R353 to 84.5K ohm (old use 97.6K ohm) [Adjust OCP value]			
	P.49[RT8209_1D05V]	Change L13 to 2.2uH (old use 3.3uH) [IC needs higher sensing voltage to detect it.]			
		Change R377 to 7.5K ohm (old use 11.5K ohm) [Adjust OCP value]			
		Change R389 to 14.3K ohm (old use 10.2K ohm) [Adjust OCP value]			
	P.50[ADP3211_GFX_CORE]	Change L15 to 0.56uH (old use 0.45uH) [Reduce the output ripple voltage]			
		Change R419 to 56.2K ohm (old use 53.6K ohm) [Tune GFX load line value]			
		Change TC26 to mount.(old Dummy) [Improve under-shoot voltage phenomenon]			
2010/6/25	P.13[PCH (2 of 9)-PCIE/CLK/SMB]	Change C156,C157 to 12pF [for Crystal vendor Test]			
	P.29[LAN AR8131M]	Change C346 to 18pF [for Crystal vendor Test]			
	P.34[CardReader RTS5186]	Change C384,C388 to 15pF [for Crystal vendor Test]			
2010/6/29	P.17[PCH (6 of 9)-GPIO/RSVD]	Change RN31 to R648,R649 (56 ohm) for pull-high 1.05V_S0			
		Del R295 , because double pull-high			
2010/6/30	P.41[FUNCTION BD & POWER BD]	Change pin define of the FUNCN1 connector [follow the way of FFC folder for ME]			
	P.19[PCH (8 of 9)-PWR\SATA\USB]	Del R101 , only use 3D3V_S5			
	P.12[PCH (1 of 9)-SATA/RTC/HDA]	Change D1 to 83.R2003.IB1 (SCHOTTKY DIODE)			
	P.25[HDMI CONN_PS8101]	Change Q12 to 84.2N702.D31 (ESD Protected 1.0KV)			
	P.44[RUN POWER]	Change D27 to 83.R2004.B8F (schottky diode)			
2010/7/1	P.46[ADP3211_CPU CORE]	Change OPEN-GAP to CLOSE-GAP (G9--14)			
	P.47[RT8223_5V/3D3V]	Change OPEN-GAP to CLOSE-GAP (G18,G22,G26,G30,G20,G24,G28,G32)			
		Change OPEN-GAP to CLOSE-GAP (G19,G23,G27,G31,G34,G36)			
		Change OPEN-GAP to CLOSE-GAP (G21,G25,G29,G33,G35,G37,G38)			
	P.48[RT8209_1D5V]	Change OPEN-GAP to CLOSE-GAP (G47,G49,G51,G53)			
		Change OPEN-GAP to CLOSE-GAP (G43--46,G48,G50,G52,G54--56)			
	P.49[RT8209_1D05V]	Change OPEN-GAP to CLOSE-GAP (G57,G58,G60,G62)			
		Change OPEN-GAP to CLOSE-GAP (G59,G61,G63--80)			
	P.50[ADP3211_GFX_CORE]	Change OPEN-GAP to CLOSE-GAP (G81--86)			
	P.51[RT8015_1D8V/ RT9026_0D75]	Change OPEN-GAP to CLOSE-GAP (G90--95)			
	P.41[FUNCTION BD & POWER BD]	Add F7 POLYSW for POWER BD 5V_S5 protect.			
	P.54[UVP Protect]	Delete R483 and add RN66. (RN66 part number is 66.10436.04L)			
		Connect AD+_IN to RN66 pin 1.			
		Connect RN66 pin2 to GND.			
		Connect RN66 pin3 and pin4 to AD+_SW_OFF_G_1			
	P.53[UL CIRCUIT]	Change R468 part number to the 64.36025.6DL			
		Change R469 to the part number 64.30025.6DL			
		Cummy R471 and mount D39.			
		Delete D40 and RN58.			
		Add R642. (Part number is 64.10045.6DL)			
		Connect R642 pin 1 to RTC_BAT.			
		Connect R642 pin2 to Q52 pin 2 and pin3.			
		Connect ACP to R435 pin 1.			
	P.52[BQ24751_Charger]	UPDATE BTCN1 PCB LAYOUT (REMOVE THE NPTH)			
	P.27[Bluetooth]				

<Core Design>